## -Description

Single channel high side switch IC for USB port is a high side switch having over current protection used in power supply line of universal serial bus (USB).
N-channel power MOSFET of low on resistance and low supply current are realized in this IC.
And, over current detection circuit, thermal shutdown circuit, under voltage lockout and soft start circuit are built in.

## $\bullet$ Features

1) Built-in low on resistance Nch MOS FET Switch.

> Typ $=80 \mathrm{~m} \Omega \quad($ BD2041AF/BD2051AFJ $)$
> $\mathrm{Typ}=100 \mathrm{~m} \Omega($ BD6518F/BD6519FJ $)$
2) Continuous current load 0.5 A
3) Control input logic

Active-Low : BD2041AFJ/ BD6519FJ
Active-High : BD2051AFJ/ BD6518FJ
4) Soft start circuit
5) Over current detection
6) Thermal shutdown
7) Under voltage lockout
8) Open drain error flag output
9) Reverse-current protection when power switch off
10) Power supply voltage range
2.7V~5.5V (BD2041AF/BD2051AFJ)
3.0V~5.5V (BD6518F/BD6519FJ)
11) Operating temperature range $-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$

## - Applications

USB hub in consumer appliances, Car accessory, PC, PC peripheral equipment, and so forth
-Lineup

| Parameter | BD2041AFJ | BD2051AFJ | BD6518FJ | BD6519FJ |
| :--- | :---: | :---: | :---: | :---: |
| Continuous current load (A) | 0.5 | 0.5 | 0.5 | 0.5 |
| Output current at short (A) | 1.0 | 1.0 | 1.1 | 1.1 |
| Control input logic | Low | High | High | Low |

- Absolute Maximum Ratings

| Parameter | Symbol | Limits | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | VIN | -0.3 to 6.0 | V |
| Enable voltage | VEN, V/EN | -0.3 to 6.0 | V |
| /OC voltage | V/OC | -0.3 to 6.0 | V |
| IOC current | IS/OC | 10 | mA |
| OUT voltage | VOUT | -0.3 to 6.0 | V |
| Storage temperature | TSTG | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | PD | $560^{* 1}$ | mW |

*1 In the case of exceeding $\mathrm{Ta}=25^{\circ} \mathrm{C}, 4.48 \mathrm{~mW}$ should be reduced per $1^{\circ} \mathrm{C}$.

* This chip is not designed to protect itself against radioactive rays.
※ $\operatorname{IN}$, EN (IEN), and /OC terminal of BD2041AFJ/BD2051AFJ correspond to VDD, CTRL, and FLAG terminal of BD6518FJ/BD6519FJ, respectively.


## -Operating conditions

©BD2041AF/BD2051AFJ

| Parameter | Symbol | Limits | Unit |
| :--- | :---: | :---: | :---: |
| Operating voltage | VIN | 2.7 to 5.5 | V |
| Operating temperature | ToPR | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Continuous output current | ILO | 0 to 500 | mA |

©BD6518FJ/BD6519FJ

| Parameter | Symbol | Limits | Unit |
| :--- | :---: | :---: | :---: |
| Operating voItage | VIN | 3.0 to 5.5 | V |
| Operating temperature | ToPR | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Continuous output current | ILO | 0 to 500 | mA |

## - Electrical characteristics

©BD2041AFJ (Unless otherwise specified, $\mathrm{VIN}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Limits |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Operating Current | IDD | - | 90 | 120 | $\mu \mathrm{A}$ | VIEN $=0 \mathrm{~V}$, OUT $=$ OPEN |
| Standby Current | Istb | - | 0.01 | 1 | $\mu \mathrm{A}$ | VIEN $=5 \mathrm{~V}$, OUT $=$ OPEN |
| /EN input voltage | VIEN | 2.0 | - | - | V | High input |
|  | VIen | - | - | 0.8 | V | Low input |
|  |  | - | - | 0.4 | V | Low input 2.7V $\leq \mathrm{V}$ IN $\leq 4.5 \mathrm{~V}$ |
| /EN input current | I/EN | -1.0 | 0.01 | 1.0 | $\mu \mathrm{A}$ | V IEN $=0 \mathrm{~V}$ or VIEN $=5 \mathrm{~V}$ |
| /OC output LOW voltage | V/OC | - | - | 0.5 | V | $\mathrm{I} / \mathrm{OC}=5 \mathrm{~mA}$ |
| /OC output leak current | IL/OC | - | 0.01 | 1 | $\mu \mathrm{A}$ | $\mathrm{V} / \mathrm{OC}=5 \mathrm{~V}$ |
| ON resistance | Ron | - | 80 | 100 | $\mathrm{m} \Omega$ | Iout $=500 \mathrm{~mA}$ |
| Output current at short | Isc | 0.7 | 1.0 | 1.3 | A | $\begin{aligned} & \mathrm{VIN}=5 \mathrm{~V}, \mathrm{VoUT}=0 \mathrm{~V}, \\ & \mathrm{CL}=100 \mu \mathrm{~F}(\mathrm{RMS}) \end{aligned}$ |
| Output rise time | ToN1 | - | 1.2 | 10 | ms | $\mathrm{RL}=10 \Omega, \mathrm{CL}=$ OPEN |
| Output turn on time | ToN2 | - | 1.5 | 20 | ms |  |
| Output fall time | ToFF1 | - | 1 | 20 | $\mu \mathrm{s}$ |  |
| Output turn off time | ToFF2 | - | 3 | 40 | $\mu \mathrm{s}$ |  |
| UVLO threshold | VTUVH | 2.1 | 2.3 | 2.5 | V | Increasing VIN |
|  | VTUVL | 2.0 | 2.2 | 2.4 | V | Decreasing VIN |

©BD6519FJ (Unless otherwise specified, $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Limits |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Operating Current | IDD | - | 90 | 140 | $\mu \mathrm{A}$ | VCTRL= OV, OUT = OPEN |
| Standby Current |  | - | 0.01 | 2 | $\mu \mathrm{A}$ | VCTRL= 5V, OUT $=$ OPEN |
| CTRL input voltage | VCTRL | 2.5 | - | - | V | High input |
|  |  | - | - | 0.7 | V | Low input |
| CTRL input voltage | ICTRL | -1.0 | 0.01 | 1.0 | $\mu \mathrm{A}$ | $\mathrm{VCTRL}=0 \mathrm{~V}$ or $\mathrm{VCTRL}=5 \mathrm{~V}$ |
| FLAG output resistance | Rflag | - | 180 | 450 | $\Omega$ | IFLAG $=1 \mathrm{~mA}$ |
| FLAG output leak current | ILfLAG | - | 0.01 | 1 | $\mu \mathrm{A}$ | VFLAG $=5 \mathrm{~V}$ |
| FLAG output delay | TDFLAG | - | 2.5 | 8 | ms |  |
| ON resistance | Ron | - | 100 | 140 | $\mathrm{m} \Omega$ | $\mathrm{VDD}=5 \mathrm{~V}$, Iout $=500 \mathrm{~mA}$ |
|  |  | - | 140 | 180 | $\mathrm{m} \Omega$ | $\mathrm{VDD}=3.3 \mathrm{~V}$, Iout $=500 \mathrm{~mA}$ |
| Short circuit output current | Isc | 0.6 | - | 1.6 | A | VDD $=5 \mathrm{~V}$, Vout $=0 \mathrm{~V}$ |
| Output leak current | ILEAK | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{VCTRL}=5 \mathrm{~V}$ |
| Output rise time | ToN1 | - | 1 | 4 | ms | $\mathrm{RL}=10 \Omega, \mathrm{CL}=$ OPEN |
| Output turn on delay time | Ton2 | - | 1.3 | 6 | ms |  |
| Output fall time | ToFF1 | - | 1 | 20 | $\mu \mathrm{s}$ |  |
| Output turn off delay time | Toff2 | - | 3 | 20 | $\mu \mathrm{s}$ |  |
| Thermal shutdown threshold | TTs | - | 135 | - | ${ }^{\circ} \mathrm{C}$ | Tj increase |
| UVLO threshold | VTUVH | 2.3 | 2.5 | 2.7 | V | VDD increasing |
|  | VTUVL | 2.1 | 2.3 | 2.5 | V | VDD decreasing |

©BD2051AFJ (Unless otherwise specified, $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Limits |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Operating Current | $\mathrm{I}_{\mathrm{DD}}$ | - | 90 | 120 | $\mu \mathrm{A}$ | VEN $=5 \mathrm{~V}$, OUT = OPEN |
| Standby Current | $\mathrm{I}_{\text {STB }}$ | - | 0.01 | 1 | $\mu \mathrm{A}$ | VEN = OV, OUT = OPEN |
| EN input voltage | $V_{\text {EN }}$ | 2.0 | - | - | V | High input |
|  | $V_{\text {EN }}$ | - | - | 0.8 | V | Low input |
|  |  | - | - | 0.4 | V | Low input 2.7V $\leq$ VIN $\leq 4.5 \mathrm{~V}$ |
| EN input current | $\mathrm{I}_{\mathrm{EN}}$ | -1.0 | 0.01 | 1.0 | $\mu \mathrm{A}$ | VEN $=0 \mathrm{~V}$ or VEN $=5 \mathrm{~V}$ |
| /OC output LOW voltage | $\mathrm{V}_{\text {IOC }}$ | - | - | 0.5 | V | $\mathrm{I} / \mathrm{OC}=5 \mathrm{~mA}$ |
| /OC output leak current | IL/OC | - | 0.01 | 1 | $\mu \mathrm{A}$ | $\mathrm{V} / \mathrm{OC}=5 \mathrm{~V}$ |
| ON resistance | $\mathrm{R}_{\mathrm{ON}}$ | - | 80 | 100 | $\mathrm{m} \Omega$ | Iout $=500 \mathrm{~mA}$ |
| Output current at short | Isc | 0.7 | 1.0 | 1.3 | A | $\begin{aligned} & \mathrm{VIN}=5 \mathrm{~V}, \mathrm{VOUT}=0 \mathrm{~V}, \\ & \mathrm{CL}=100 \mu \mathrm{~F}(\mathrm{RMS}) \end{aligned}$ |
| Output rise time | Ton1 | - | 1.2 | 10 | ms | $R L=10 \Omega, C L=O P E N$ |
| Output turn on time | Ton2 | - | 1.5 | 20 | ms |  |
| Output fall time | Toff1 | - | 1 | 20 | $\mu \mathrm{s}$ |  |
| Output turn off time | ToFF2 | - | 3 | 40 | $\mu \mathrm{s}$ |  |
| UVLO threshold | $\mathrm{V}_{\text {TUVH }}$ | 2.1 | 2.3 | 2.5 | V | Increasing VIN |
|  | $\mathrm{V}_{\text {TUVL }}$ | 2.0 | 2.2 | 2.4 | V | Decreasing VIN |

©BD6518FJ (Unless otherwise specified, $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Limits |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Operating Current | IDD | - | 90 | 140 | $\mu \mathrm{A}$ | Vctrla $=5 \mathrm{~V}$, OUT $=$ OPEN |
| Standby Current |  | - | 0.01 | 2 | $\mu \mathrm{A}$ | Vctrl= 0 V , OUT $=$ OPEN |
| CTRL input voltage | VCTRL | 2.5 | - | - | V | High input |
|  |  | - | - | 0.7 | V | Low input |
| CTRL input voltage | ICTRL | -1.0 | 0.01 | 1.0 | $\mu \mathrm{A}$ | V CTRL $=0 \mathrm{~V}$ or V CTRL $=5 \mathrm{~V}$ |
| FLAG output resistance | Rflag | - | 180 | 450 | $\Omega$ | IFLAG $=1 \mathrm{~mA}$ |
| FLAG output leak current | ILFLAG | - | 0.01 | 1 | $\mu \mathrm{A}$ | VFLAG $=5 \mathrm{~V}$ |
| FLAG output delay | TDFLAG | - | 2.5 | 8 | ms |  |
| ON resistance | Ron | - | 100 | 140 | $\mathrm{m} \Omega$ | $\mathrm{VDD}=5 \mathrm{~V}$, Iout $=500 \mathrm{~mA}$ |
|  |  | - | 140 | 180 | $\mathrm{m} \Omega$ | VDD $=3.3 \mathrm{~V}$, Iout $=500 \mathrm{~mA}$ |
| Short circuit output current | Isc | 0.6 | - | 1.6 | A | VDD $=5 \mathrm{~V}$, Vout $=0 \mathrm{~V}$ |
| Output leak current | ILEAK | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{VCTRL}=0 \mathrm{~V}$ |
| Output rise time | Ton1 | - | 1 | 4 | ms | $R L=10 \Omega, C L=O P E N$ |
| Output turn on delay time | Ton2 | - | 1.3 | 6 | ms |  |
| Output fall time | TofF1 | - | 1 | 20 | $\mu \mathrm{s}$ |  |
| Output turn off delay time | TofF2 | - | 3 | 20 | $\mu \mathrm{s}$ |  |
| Thermal shutdown threshold | TTs | - | 135 | - | ${ }^{\circ} \mathrm{C}$ | Tj increase |
| UVLO threshold | VTUVH | 2.3 | 2.5 | 2.7 | V | VDD increasing |
|  | VTUVL | 2.1 | 2.3 | 2.5 | V | VDD decreasing |

## - Measurement circuit



Operating current


EN, /EN input voltage, Output rise, fall time
/OC output LOW voltage



ON resistance, Over current detection

Fig. 1 Measurement circuit

## - Timing diagram

©BD2041AFJ/BD6519FJ


Fig. 2 Timing diagram
©BD2051AFJ/BD6518FJ


Fig. 3 Timing diagram

[^0]
## - Reference data (BD2041AFJ/BD2051AFJ)



Fig. 4 Operating current EN,/EN Enable


Fig. 7 Operating current EN,/EN Disable


Fig. 10 /OC output LOW voltage


Fig. 13 ON resistance


Fig. 5 Operating current EN,/EN Enable


Fig. 8 EN,/EN input voltage


Fig. 11 /OC output LOW voltage


Fig. 14 Output current at shortcircuit (BD2041AFJ/51AFJ)


Fig. 6 Operating current EN,/EN Disable


Fig. 9 EN,/EN input voltage


Fig. 12 ON resistance


Fig. 15 Output current at shortcircuit (BD2041AFJ/51AFJ)


Fig. 16 Output rise time


AMBENT TEMPERATURE: Talc
Fig. 19 Output turn on time


Fig. 22 Output turn off time


Fig. 25 UVLO hysteresis voltage


Fig. 17 Output rise time


Fig. 20 Output fall time


Fig. 23 Output turn off time


Fig. 18 Output turn on time


Fig. 21 Output fall time


Fig. 24 UVLO threshold voltage

## -Waveform data (BD2041AFJ/BD2051AFJ)



Fig. 26 Output rise characteristic (BD2041AFJ)


Fig. 29 Over current response Ramped load
(BD2041AFJ)


Fig. 31 Over current response Enable to shortcircuit (BD2041AFJ)


Fig. 34 UVLO $V_{D D}$ increasing (BD2041AFJ)


Fig. 27 Output fall characteristic (BD2041AFJ)


Fig. 30 Over current response Ramped load
(BD2041AFJ)


Fig. 32 Over current response Output shortcircuit at Enable (BD2041AFJ)


Fig. 35 UVLO
$V_{D D}$ decreasing
(BD2041AFJ)


Fig. 28 Inush current (BD2041AFJ)


Fig. 33 Over current response Output shortcircuit at Enable (BD2041AFJ)

Regarding the output rise/fall and over current detection characteristics of BD2051AFJ, refer to the characteristic of BD2041AFJ.


Fig. 36 Operating current CTRL Enable


Fig. 39 Operating current
CTRL Disable


Fig. 42 FLAG output resistance


Fig. 45 ON resistance


Fig. 37 Operating current CTRL Enable


Fig. 40 CTRL input voltage


Fig. 43 FLAG output resistance


Fig. 46 Output current at shortcircuit


Fig. 38 Operating current CTRL Disable


Fig. 41 CTRL input voltage


Fig. 44 ON resistance


Fig. 47 Output current at shortcircuit


Fig. 48 FLAG output delay


Fig. 51 Output rise time


Fig. 54 Output fall time


Fig. 57 Output turn off delay time


Fig. 49 FLAG output delay


Fig. 52 Output turn on delay time


Fig. 55 Output fall time


Fig. 58 UVLO threshold voltage


Fig. 50 Output rise time


Fig. 53 Output turn on delay time


Fig. 56 Output turn off delay time


Fig. 59 UVLO hysteresis voltage

## -Waveform data (BD6518F/BD6519FJ)



Fig. 60 Output rise characteristic (BD6519FJ)


Fig. 63 Over current response Ramped load (BD6519FJ)


Fig. 65 Over current response Enable to shortcircuit (BD6519FJ)


Fig. 68 UVLO
$V_{\text {IN }}$ increasing
(BD6519FJ)


Fig. 61 Output fall characteristic (BD6519FJ)


Fig. 64 Over current response Ramped load
(BD6519FJ)


Fig. 66 Over current response Output shortcircuit at Enable (BD6519FJ)


Fig. 69 UVLO
$\mathrm{V}_{\text {IN }}$ decreasing
(BD6519FJ)


Fig. 62 Inrush current characteristic (BD6519FJ)


Fig. 67 Over current response Output shortcircuit at Enable (BD6519FJ)

[^1]
## - Block diagram (BD2041AFJ/2051AFJ)



Fig. 70 Block diagram


Fig. 71 Pin Configuration
-Pin description (BD2041AFJ/2051AFJ)

| Pin No. | Symbol | I/ O | Pin function |
| :---: | :---: | :---: | :--- |
| 1 | GND | I | Ground. |
| 2,3 | IN | I | Power supply input. <br> Input terminal to the power switch and power supply input terminal of the <br> internal circuit. <br> At use, connect each pin outside. |
| 4 | EN (/EN) | I | Enable input. <br> Power switch on at Low level. (BD2041AFJ) <br> Power switch on at High level. (BD2051AFJ) <br> High level input > 2.0V, Low level input < 0.8V. |
| 5 | IOC | O | Error flag output. <br> Low at over current, thermal shutdown. <br> Open drain output. |
| $6,7,8$ | OUT | O | Power switch output. <br> At use, connect each pin outside. |



## - Block diagram (BD6518FJ/BD6519FJ)



Fig. 72 Block diagram


Fig. 73 Pin Configuration
$\bullet$ Pin description (BD6518FJ/BD6519FJ)

| Pin No. | Symbol | I/ O | Pin function |
| :---: | :---: | :---: | :--- |
| 1 | GND | I | Ground. |
| 2,3 | VDD | I | Power supply input. <br> Input terminal to the power switch and power supply input terminal of the <br> internal circuit. <br> At use, connect each pin outside. |
| 4 | CTRL | I | Enable input. <br> Power switch on at High level. (BD6518FJ) <br> Power switch on at Low level. (BD6519FJ) <br> High level input > 2.5V, Low level input < 0.7V. |
| 5 | FLAG | O | Error flag output. <br> Low at over current, thermal shutdown. <br> Open drain output. |
| $6,7,8$ | OUT | O | Power switch output. <br> At use, connect each pin outside. |

-I/O circuit (BD6518FJ/BD6519FJ)

| Symbol | Pin No |  |
| :---: | :---: | :---: |
| CTRL | 4 |  |
| FLAG |  |  |
| OUT |  |  |

## -Functional description (BD2041AFJ/2051AFJ)

1. Switch operation

IN terminal and OUT terminal are connected to the drain and the source of switch MOSFET respectively. And the IN terminal is used also as power source input to internal control circuit.

When the switch is turned on from EN/EN control input, IN terminal and OUT terminal are connected by a $80 \mathrm{~m} \Omega$ switch. In on status, the switch is bidirectional. Therefore, when the potential of OUT terminal is higher than that of $\mathbb{I N}$ terminal, current flows from OUT terminal to IN terminal.

Since a parasitic diode between the drain and the source of switch MOSFET is canceled, in the off status, it is possible to prevent current from flowing reversely from OUT to IN.
2. Thermal shutdown circuit (TSD)

If over current would continue, the temperature of the IC would increase drastically. If the junction temperature were beyond $140^{\circ} \mathrm{C}$ (typ.) in the condition of over current detection, thermal shutdown circuit operates and makes power switch turn off and outputs error flag (/OC). Then, when the junction temperature decreases lower than $120^{\circ} \mathrm{C}$ (typ.), power switch is turned on and error flag (/OC) is cancelled. Unless the fact of the increasing chips temperature is removed or the output of power switch is turned off, this operation repeats.
The thermal shutdown circuit operates when the switch is on (EN,/EN signal is active).
3. Over current detection (OCD)

The over current detection circuit limits current (Isc) and outputs error flag (/OC) when current flowing in each switch MOSFET exceeds a specified value. There are three types of response against over current. The over current detection circuit works when the switch is on (EN,/EN signal is active).

3-1. When the switch is turned on while the output is in shortcircuit status
When the switch is turned on while the output is in shortcircuit status or so, the switch gets in current limit status soon.
3-2. When the output shortcircuits while the switch is on
When the output shortcircuits or large capacity is connected while the switch is on, very large current flows until the over current limit circuit reacts. When the current detection, limit circuit works, current limitation is carried out.

3-3. When the output current increases gradually
When the output current increases gradually, current limitation does not work until the output current exceeds the over current detection value. When it exceeds the detection value, current limitation is carried out.
4. Under voltage lockout (UVLO)

UVLO circuit prevents the switch from turning on until the VIN exceeds 2.3 V (Typ.). If the VIN drops below 2.2V(Typ.) while the switch turns on, then UVLO shuts off the power switch. UVLO has hysteresis of a 100 mV (Typ).
Under voltage lockout circuit works when the switch is on (EN,/EN signal is active).
5. Error flag (/OC) output

Error flag output is N-MOS open drain output. At detection of over current, thermal shutdown, low level is output.
Over current detection has delay filter. This delay filter prevents instantaneous current detection such as inrush current at switch on, hot plug from being informed to outside.

## -Functional description (BD6518FJ/BD6519FJ)

1. Switch operation

VDD terminal and OUT terminal are connected to the drain and the source of switch MOSFET respectively. And the VDD terminal is used also as power source input to internal control circuit.

When the switch is turned on from CTRL control input, VDD terminal and OUT terminal are connected by a $100 \mathrm{~m} \Omega$ switch. In on status, the switch is bidirectional. Therefore, when the potential of OUT terminal is higher than that of VDD terminal, current flows from OUT terminal to VDD terminal.

Since a parasitic diode between the drain and the source of switch MOSFET is canceled, in the off status, it is possible to prevent current from flowing reversely from OUT to VDD.
2. Thermal shutdown circuit (TSD)

If over current would continue, the temperature of the IC would increase drastically. If the junction temperature were beyond $135^{\circ} \mathrm{C}$ (typ.) in the condition of over current detection, thermal shutdown circuit operates and makes power switch turn off and outputs error flag (FALG). Then, when the junction temperature decreases lower than $125^{\circ} \mathrm{C}$ (typ.), power switch is turned on and error flag (FLAG) is cancelled. Unless the fact of the increasing chips temperature is removed or the output of power switch is turned off, this operation repeats.
The thermal shutdown circuit operates when the switch is on (CTRL signal is active).
3. Over current detection (OCD)

The over current detection circuit limits current (lsc) and outputs error flag (FLAG) when current flowing in each switch MOSFET exceeds a specified value. There are three types of response against over current. The over current detection circuit works when the switch is on (CTRL signal is active).

3-1. When the switch is turned on while the output is in shortcircuit status When the switch is turned on while the output is in shortcircuit status or so, the switch gets in current limit status soon.

3-2. When the output shortcircuits while the switch is on
When the output shortcircuits or large capacity is connected while the switch is on, very large current flows until the over current limit circuit reacts. When the current detection, limit circuit works, current limitation is carried out.

3-3. When the output current increases gradually
When the output current increases gradually, current limitation does not work until the output current exceeds the over current detection value. When it exceeds the detection value, current limitation is carried out.
4. Under voltage lockout (UVLO)

UVLO circuit prevents the switch from turning on until the VDD exceeds 2.5 V (Typ.). If the VDD drops below 2.3 V (Typ.) while the switch turns on, then UVLO shuts off the power switch. UVLO has hysteresis of a 200 mV (Typ). Under voltage lockout circuit works when the switch is on (CTRL signal is active).
5. Error flag (FLAG) output

Error flag output (FLAG) is N-MOS open drain output. At detection of over current, thermal shutdown, low level is output.
Over current detection has delay filter on 2.5 ms (Typ.). This delay filter prevents instantaneous current detection such as inrush current at switch on, hot plug from being informed to outside.


Fig. 74 Over current detection, thermal shutdown timing (BD2041AFJ/BD6519FJ)


Fig. 75 Over current detection, thermal shutdown timing (BD2051AFJ/BD6518FJ)
※ IN, EN (/EN), and /OC terminal of BD2041AFJ/BD2051AFJ correspond to VDD, CTRL, and FLAG terminal of BD6518FJ/BD6519FJ, respectively.

## - Typical application circuit



Fig. 76 Typical application circuit (BD2041AFJ/51AFJ)

## - Application information

When excessive current flows owing to output shortcircuit or so, ringing occurs by inductance of power source line to IC, and may cause bad influences upon IC actions. In order to avoid this case, connect a bypath capacitor by IN terminal and GND terminal of IC. $1 \mu \mathrm{~F}$ or higher is recommended.

Pull up /OC output by resistance $10 \mathrm{k} \Omega \sim 100 \mathrm{k} \Omega$.
Set up value which satisfies the application as CL and Ferrite Beads.
This system connection diagram doesn't guarantee operating as the application.
The external circuit constant and so on is changed and it uses, in which there are adequate margins by taking into account external parts or dispersion of IC including not only static characteristics but also transient characteristics.
※ IN, EN (/EN), and /OC terminal of BD2041AFJ/BD2051AFJ correspond to VDD, CTRL, and FLAG terminal of BD6518FJ/BD6519FJ, respectively.

## -Power dissipation character

(SOP-J8)


Fig. 77 Power dissipation curve (Pd-Ta Curve)

## - Notes for use

(1) Absolute Maximum Ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down devices, thus making impossible to identify breaking mode such as a short circuit or an open circuit. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including the use of fuses, etc.
(2) Operating conditions

These conditions represent a range within which characteristics can be provided approximately as expected.
The electrical characteristics are guaranteed under the conditions of each parameter.
(3) Reverse connection of power supply connector

The reverse connection of power supply connector can break down ICs. Take protective measures against the breakdown due to the reverse connection, such as mounting an external diode between the power supply and the IC's power supply terminal.
(4) Power supply line

Design PCB pattern to provide low impedance for the wiring between the power supply and the GND lines. In this regard, for the digital block power supply and the analog block power supply, even though these power supplies has the same level of potential, separate the power supply pattern for the digital block from that for the analog block, thus suppressing the diffraction of digital noises to the analog block power supply resulting from impedance common to the wiring patterns. For the GND line, give consideration to design the patterns in a similar manner.
Furthermore, for all power supply terminals to ICs, mount a capacitor between the power supply and the GND terminal. At the same time, in order to use an electrolytic capacitor, thoroughly check to be sure the characteristics of the capacitor to be used present no problem including the occurrence of capacity dropout at a low temperature, thus determining the constant.
(5) GND voltage

Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state. Furthermore, check to be sure no terminals are at a potential lower than the GND voltage including an actual electric transient.
(6) Short circuit between terminals and erroneous mounting

In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between terminals or between the terminal and the power supply or the GND terminal, the ICs can break down.
(7) Operation in strong electromagnetic field

Be noted that using ICs in the strong electromagnetic field can malfunction them.
(8) Inspection with set PCB

On the inspection with the set PCB, if a capacitor is connected to a low-impedance IC terminal, the IC can suffer stress. Therefore, be sure to discharge from the set PCB by each process. Furthermore, in order to mount or dismount the set PCB to/from the jig for the inspection process, be sure to turn OFF the power supply and then mount the set PCB to the jig. After the completion of the inspection, be sure to turn OFF the power supply and then dismount it from the jig. In addition, for protection against static electricity, establish a ground for the assembly process and pay thorough attention to the transportation and the storage of the set PCB.
(9) Input terminals

In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the input terminal. Therefore, pay thorough attention not to handle the input terminals, such as to apply to the input terminals a voltage lower than the GND respectively, so that any parasitic element will operate. Furthermore, do not apply a voltage to the input terminals when no power supply voltage is applied to the IC. In addition, even if the power supply voltage is applied, apply to the input terminals a voltage lower than the power supply voltage or within the guaranteed value of electrical characteristics.
(10) Ground wiring pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.
(11) External capacitor

In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a degradation in the nominal capacitance due to DC bias and changes in the capacitance due to temperature, etc.
(12) Thermal shutdown circuit (TSD)

When junction temperatures become detected temperatures or higher, the thermal shutdown circuit operates and turns a switch OFF. The thermal shutdown circuit, which is aimed at isolating the LSI from thermal runaway as much as possible, is not aimed at the protection or guarantee of the LSI. Therefore, do not continuously use the LSI with this circuit operating or use the LSI assuming its operation.
(13) Thermal design

Perform thermal design in which there are adequate margins by taking into account the power dissipation (Pd) in actual states of use.

## - Ordering part number



Part No.


Part No.
2041A
2051A
6518 6519


## Package

 FJ: SOP-J8

Packaging and forming specification
E2: Embossed tape and reel (SOP-J8)

## SOP-J8



## Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.
The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.
While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.


[^0]:    ※IN, EN (/EN), and /OC terminal of BD2041AFJ/BD2051AFJ correspond to VDD, CTRL, and FLAG terminal of BD6518FJ/BD6519FJ, respectively.

[^1]:    Regarding the output rise/fall and over current detection characteristics of BD6518FJ, refer to the characteristic of BD6519FJ.

